Identity and sourcing requirements.
Key technical specifications
Ordering-code highlights reviewed against official manufacturer documentation.
- Function
- USB to high-speed UART bridge with hardware full-duplex transfer and independent TX/RX buffers · ESSOP-10 with exposed pad (pin 0, GND)
- Baud rate
- 50 bps to 6 Mbps (§2, §5.3)
- USB interface
- Full-speed USB device interface, USB 2.0 compatible; integrated 12 MHz clock (no external crystal) and power-on reset (§2)
- Supply arrangements
- VDD5 4.0 V minimum / 5 V typical / 5.5 V maximum with the internal regulator mode (V3 to capacitor); or 3.0 V / 3.3 V / 3.6 V with V3 tied to VDD5 (§6.2)
- Serial I/O supply
- VIO 1.7 V to 5.5 V operating span as printed (serial port and other I/O supply) (§6.2)
- Operating and suspend current
- IVDD 3 mA typical / 15 mA maximum; suspend current 0.09 mA typical / 0.16 mA maximum at VDD5 = 5 V (§6.2)
- Logic thresholds
- At VIO = 5 V: VIL 0 V to 1.5 V, VIH 2.5 V to VIO; at VIO = 3.3 V: VIL 0 V to 0.9 V, VIH 1.9 V to VIO; at VIO = 1.8 V: VIL 0 V to 0.5 V, VIH 1.3 V to VIO (§6.2)
- Reset thresholds
- V3 reset threshold 2.5 V minimum / 2.7 V typical / 2.9 V maximum; VIO threshold 0.8 / 1.0 / 1.15 V (§6.2)
- Internal clock accuracy
- ±1.0 % over −15 °C to 60 °C; ±1.6 % over −40 °C to 85 °C — the clock error feeds directly into baud-rate error (§6.3)
- K-variant pin set
- TXD, RXD, RTS and a multiplexed CTS/DTR line; no separate VBUS, DSR, RI or DCD pins (§4, 343K column) — the full MODEM set is the SOP-16 sibling CH343G
- Absolute maximum ratings
- VDD5 and VIO −0.5 V to 6.0 V; VBUS-sense pin −0.5 V to 6.5 V; UART and other pins −0.5 V to VIO + 0.5 V; operating ambient −40 °C to 85 °C; storage −55 °C to 125 °C (§6.1)
- Order-code package
- ESSOP-10, body 3.9 mm (150 mil), 1.00 mm pitch; the exposed pad is pin 0 (GND), an optional but recommended connection (§3)
- Manufacturer packing
- Not specified in CH343DS1 V2.0 (the data sheet lists packages and order models without a packing form or standard quantity)