100+ staff · 1,500+ m² in Shenzhen and Hong Kong · Since 2002
ProductsLogicSN74LVC2G125DCUR
PACKAGE REFERENCEVSSOP-8Confirm case, pinout and ordering suffix before purchase.
MANUFACTURER PART RECORD

SN74LVC2G125DCUR

Texas Instruments

SN74LVC2G125DCUR is a Texas Instruments dual bus buffer gate with 3-state outputs in VSSOP-8, on tape and reel — for buffering and isolating signals between logic domains, with inputs that tolerate a higher voltage than the supply rail and partial-power-down protection for mixed-voltage boards. Selection advice: the DCUR code is the VSSOP-8 reel orderable — the 2G125 is the dual non-inverting buffer; for a single gate use the SN74LVC1G125 family. The propagation-delay and drive figures are specified per supply voltage in the parameter table — design from the row at your rail, not from a headline number. Parameters verified against Texas Instruments documentation (SCES204Q).

LogicDual bus bufferVSSOP-8
MPN
SN74LVC2G125DCUR
Manufacturer
Texas Instruments
Family
Dual bus buffer
Package
VSSOP-8
Manufacturer channel coverage
Checked by RFQ
Data last checked
Commercial check required
Required order checks
Suffix, package, date code, lot, source and traceability
Lifecycle
Active
PROCUREMENT DATA

Identity and sourcing requirements.

MANUFACTURER DATA REVIEW

Key technical specifications

Ordering-code highlights reviewed against official manufacturer documentation.

Function
Dual bus buffer gate with 3-state outputs · VSSOP-8 (DCU), 2.30 mm × 2.00 mm body
Supply voltage
1.65 V to 5.5 V recommended (§6.3); Absolute maximum −0.5 V to 6.5 V (§6.1)
Input voltage
0 V to 5.5 V accepted at the inputs regardless of supply (5 V tolerant); input thresholds are supply-dependent per the §6.3 table (VIH 2 V minimum at VCC = 3 V to 3.6 V)
Propagation delay, A to Y
4.3 ns maximum at VCC = 3.3 V ± 0.3 V (1.4 ns minimum), −40 °C to 85 °C; 9.1 ns maximum at 1.8 V ± 0.15 V; 3.7 ns maximum at 5 V ± 0.5 V (§6.6)
Output drive
IOH / IOL up to −32 mA / 32 mA at VCC = 4.5 V; −16 mA / 16 mA at VCC = 3 V (§6.3)
Output voltage
VOH 2.4 V minimum at VCC = 3 V, IOH = −16 mA; VOL 0.4 V maximum at VCC = 3 V, IOL = 16 mA (§6.5)
Off-state and power-down leakage
IOZ 10 µA maximum (VO = 0 V to 5.5 V, VCC = 3.6 V); Ioff ±10 µA maximum at VCC = 0 (partial-power-down protection) (§6.5)
Supply current
ICC 10 µA maximum (§6.5)
Absolute maximum — currents
Output current ±50 mA; continuous current through VCC or GND ±100 mA; TJ 150 °C; Tstg −65 °C to 150 °C (§6.1)
ESD
HBM 2000 V, CDM 1000 V (§6.1)
Order-code package
VSSOP (DCU), 8 pins
Manufacturer packing
3000 pieces, large tape and reel; operating range −40 °C to 125 °C (Package Option Addendum)
Source: TI SN74LVC2G125 Data Sheet SCES204Q (Apr 1999 – Rev. Mar 2017) · §6.1 Absolute Maximum Ratings, §6.3 Recommended Operating Conditions, §6.5 Electrical Characteristics, §6.6 Switching Characteristics, Package Option Addendum · Reviewed 2026-10-30
QUOTE WORKFLOW

Four checks before a commercial offer.

01

Identity

Exact MPN, manufacturer and suffix

02

Supply

Supplier type, quantity and freshness

03

Evidence

Lot, labels, photos and documents

04

Terms

Price, lead time, payment and shipping

RELATED REFERENCES

Explore more Logic records

Browse existing catalog records — same series first, then the same category and manufacturer. These are not confirmed replacements; compatibility requires engineering review.

COMMON QUESTIONS

SN74LVC2G125DCUR FAQ

What are the key specifications of SN74LVC2G125DCUR?

From the verified technical profile: Function: Dual bus buffer gate with 3-state outputs · VSSOP-8 (DCU), 2.30 mm × 2.00 mm body; Supply voltage: 1.65 V to 5.5 V recommended (§6.3); Absolute maximum −0.5 V to 6.5 V (§6.1); Input voltage: 0 V to 5.5 V accepted at the inputs regardless of supply (5 V tolerant); input thresholds are supply-dependent per the §6.3 table (VIH 2 V minimum at VCC = 3 V to 3.6 V). These are the catalog-recorded values for SN74LVC2G125DCUR — always re-check them against the manufacturer datasheet revision quoted on your BOM before finalizing the design.